Chip design for submicron VLSI : CMOS layout and simulation / Uyemura, John P.

By:

Material type: Text

TextLanguage: English Publication details: New Delhi : Cengage learning, 2006.Description: xvi, 411 p. ; 27 cmISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Barcode
Book	Ranganathan Library	621.3815 UYE (Browse shelf(Opens below))	Available	033425

There are no comments on this title.

to post a comment.